



LeCroy



VOTING

CAMAC TO GPIB
INTERFACE
MODEL 8901A

Revised
January, 1986

WARRANTY

LECROY RESEARCH SYSTEMS CORP. warrants each instrument it manufactures to be free from defects in material and workmanship under normal use and service for the period of 1-year from date of purchase. Custom monolithics and hybrids sold separately and all spare or replacement parts and repairs are warranted for 90 days. This warranty extends only to the original purchaser and shall not apply to fuses, disposable batteries, or any product or parts which have been subject to misuse, neglect, accident or abnormal conditions of operations.

In the event of failure of a product covered by this warranty, LeCroy will repair and calibrate an instrument returned to the factory or an authorized service facility within one year of the original purchase; provided the warrantor's examination discloses to its satisfaction that the product was defective. The warrantor may, at its option, replace the product in lieu of repair. With regard to any instrument returned within one year of the original purchase, said repairs or replacement will be made without charge. If the failure has been caused by misuse, neglect, accident, or abnormal conditions or operations, repairs will be billed at a nominal cost. In such cases, an estimate will be submitted before work is started, if requested.

The foregoing warranty is in lieu of all other warranties, express or implied, including but not limited to any implied warranty of merchantability, fitness, or adequacy for any particular purpose or use. LeCroy Research Systems Corp., shall not be liable for any special, incidental, or consequential damages, whether in contract, tort or otherwise.

IF ANY FAILURE OCCURS, notify LeCroy Research Systems Corp., or the nearest service facility, giving full details of the difficulty, and include the Model number, serial number, and FAN (Final Assembly Number) or ECO (Engineering Change Order) number. On receipt of this information, service data or shipping instructions will be forwarded to you. On receipt of the shipping instructions, forward the instrument, transportation prepaid. A Return Authorization Number will be given as part of shipping instructions. Marking this RA number on the outside of the package will insure that it goes directly to the proper department within LeCroy. Repairs will be made at the service facility and the instrument returned transportation prepaid.

ALL SHIPMENTS OF LECROY INSTRUMENTS FOR REPAIR OR ADJUSTMENT should be made via Air Freight or "Best Way" prepaid. the instrument should be shipped in the original packing carton; or if it is not available, use any suitable container that is rigid and of adequate size. If a substitute container is used, the instrument should be wrapped in paper and surrounded with at least four inches of excelsior or similar shock-absorbing material.

IN EVENT OF DAMAGE IN SHIPMENT to original purchaser the instrument should be thoroughly inspected immediately upon original delivery to purchaser. All material in the container should be checked against the enclosed Packing List. The manufacturer will not be responsible for shortages against the packing sheet unless notified immediately. If the instrument is damaged in any way, a claim should be filed with the carrier immediately. (To obtain a quotation to repair shipment damage, contact the LeCroy factory or the nearest service facility).

DOCUMENTATION DISCREPANCIES OR OMISSIONS. LeCroy Corporation is committed to providing unique, reliable, state-of-the-art instrumentation in the field of high-speed data acquisition and processing. Because of this commitment, the Engineering Department at LeCroy is continually refining and improving the performance of products. While the actual physical modifications or changes necessary to improve a model's operation can be implemented quite rapidly, the corrected documentation associated with the unit usually requires more time to produce. Consequently, this manual may not agree in every detail with the accompanying unit. There may be small discrepancies that were brought about by customer-prompted engineering changes or by changes determined during calibration in our Test Department. These differences usually are changes in the values of components for the purposes of pulse shape, timing, offset, etc., and, only rarely include minor logic changes. Whenever original discrepancies exist, fully updated documentation should be available upon your request within a month after your receipt of the unit.

ANY APPLICATION OR USE QUESTIONS, which will enhance your use of this instrument will be happily answered by a member of our Engineering Services Department, telephone 914-425-2000 or your local distributor. You may address any correspondence to:

LeCroy Corporation, 700 S. Main Street,
Spring Valley, New York 10977, ATTN: Customer Service Dept. or
LeCroy Corporation, 14800 Central S.E.,
Albuquerque, New Mexico 87123
LeCroy Corporation, 1816 Holmes Street, Bldg. E
Livermore, California 94550

European Customers can contact:

LeCroy Research Systems Ltd.
Elms Court
Botley
Oxford OX2 9LP England

LeCroy Research Systems SA
101 Route Du Nant-D'Avril
1217 Meyrin 1-Geneve
Switzerland

LeCroy Research Sys. S.a.r.l.
Avenue Du Parana
Z.A. De Courtaboeuf
F-91940 Les Ulis, France

LeCroy Research Systems GmbH
Werderstrasse 48
Postfach 10 37 67
6900 Heidelberg
West Germany

TABLE OF CONTENTS

1. Historical Data Sheet	Page
2. Operation	2-1

ATTENTION

2.1 Introduction	2-1
2.2 Safety Considerations	2-1
2.2.1 Working with Computers	2-1
2.2.2 Service Personnel Preparing Computers	2-1
2.3 SEE POCKET IN BACK OF MANUAL FOR SCHEMATICS, PARTS LISTS, AND ADDITIONAL ADDENDA WITH ANY CHANGES TO MANUAL.	2-1
2.3.1 Comments to an Initial Manual	2-1

CRATE POWER SHOULD BE TURNED OFF DURING INSERTION AND REMOVAL OF UNIT TO AVOID DAMAGE CAUSED BY MOMENTARY MISALIGNMENT OF CONTACTS.

3. Theory of Operation	3-1
3.1 General	3-1
3.2 CPU Control Decoder	3-1
3.3 Address Memory	3-1

ATTENTION

3.4 Address Bus	3-1
3.5 Control Code	3-1
3.6 I/O Code	3-1
3.7 Data Transfer	3-1
3.8 Serial I/O Code	3-1
3.9 I/O Code	3-1
3.10 Memory Management	3-1
3.11 Control Code Timing	3-1
3.12 Data Code	3-1
3.13 A and B Signals	3-1
3.14 I/O Signal	3-1
3.15 CPU Interrupt	3-1

Appendix A

Appendix A

Description of CPU
 Configuration Data
 Description

TABLE OF CONTENTS

	Page
1. Technical Data Sheet	
2. Operation	2-1
2.1 Introduction	2-1
2.2 Setup Commands	2-1
2.2.1 Transfer Mode Commands	2-1
2.2.2 Service Requests Response Commands	2-2
2.3 Programming CAMAC Modules	2-3
2.3.1 Commands Common to all Instruments	2-3
2.3.2 Commands to an Individual Instrument	2-4
2.4 Hardware Configuration	2-4
2.5 Programming Example	2-5
3. Theory of Operation	3-1
3.1 General	3-1
3.2 GPIB Command Decoder	3-2
3.3 Acceptor Handshake	3-2
3.4 Listen Mode	3-2
3.5 Global CAMAC Commands	3-2
3.6 F,A,N CAMAC Commands	3-2
3.7 8901A Commands	3-2
3.8 Serial Poll Mode	3-2
3.9 Talk Mode	3-3
3.10 Source Handshake	3-3
3.11 CAMAC Cycle Timing	3-3
3.12 Read Data	3-3
3.13 X and Q Response	3-4
3.14 LAM Lines	3-4
3.15 SRQ Generation	3-4
Block Diagram	
Appendix A	
Description of CAMAC	
Application Note 2015	
Schematics	

CAMAC TO GPIB INTERFACE*

Model 8901A

- Allows GPIB users access to the wide range of inexpensive instrumentation available from LeCroy and other CAMAC manufacturers
- Converts a CAMAC mainframe with up to 23 individual instruments into standard GPIB Listener/Talker
- Block Transfer Mode allows transfer of all data from a CAMAC module upon receipt of a single talk command at rates up to 500 kilobytes/sec
- The 8901A is fully compatible with LeCroy's Series 6900 WAVEFORM-CATALYST Software for the IBM PC

Simple program instructions via the GPIB to registers in the Model 8901A select an individual instrument module within the CAMAC mainframe, select any subaddress within that module, and establish the function (read, write, control). This allows the user to handle the entire CAMAC mainframe of up to 23 individual instrument modules in the same manner as any ordinary single device connected to the IEEE-488 bus. It is possible to interconnect up to 15 different CAMAC mainframes in this way.

The 8901A can be programmed to do a block transfer of all data within a CAMAC module to a GPIB Listener without additional intermediate commands. In this mode, the 8901A will alternately transfer one, two or three 8-bit bytes (as programmed) as fast as the Listener can accept them (at rates approaching 500 kilobytes/sec) and then initiate a new CAMAC acquisition cycle.

As the list of computer, programmable calculator and intelligent terminal manufacturers offering the GPIB grows, so do the inherent advantages of uniting the GPIB and CAMAC concepts. The combination enhances the flexibility of both standards, decreases per-channel cost and retains most performance characteristics of each.

The cost of a CAMAC mainframe (housing, power supply and internal digital bus) approximately equals the usual packaging cost of a single stand-alone instrument. As a result, the economic advantage of buying one GPIB interface and CAMAC crate for up to 23 individual instruments is substantial.

*CAMAC Computer Automated Measurement and Control (IEEE Standard 583-1975)

*GPIB General Purpose Interface Bus (IEEE Standard 488-1978)

Preliminary - June 1985

SPECIFICATIONS

CAMAC TO GPIB INTERFACE

LOADING THE INTERNAL REGISTERS

Registers in the 8901A interface are sequentially loaded with data after it has been commanded to enter the Listen mode by the GPIB System Controller. These registers store all the information necessary (F, A, N, W, C, Z, I) to generate standard CAMAC cycles.

The first byte received by the interface after it has entered the Listen mode contains either the CAMAC Function (F Code) or control information. The second and sequential bytes accept, respectively, the CAMAC subaddress (A Code), station number (N Code) and three bytes of data for the CAMAC write lines.

Once these registers have been loaded, the information will be retained until modified or power is turned off. The GPIB system controller must issue a Listen command in order to initiate this loading procedure. The loading process can be terminated after any number of bytes have been transferred by issuing a Talk, Listen, Unlisten or IFC command.

INITIATING CAMAC CYCLES

A CAMAC cycle is executed every time the 8901A is commanded to enter the Talk mode and a Service Request is not pending. At the completion of the CAMAC cycle a DAV (Data Valid) will be asserted. Every time a byte is accepted a new byte is made available. When no more data is available, the 8901A asserts End of Identity (EOI).

CLEAR, INITIALIZE, AND INHIBIT

The 8901A can be programmed to generate clear (C), initialize (Z), or inhibit (I) signals on the dataway when a CAMAC cycle is executed. The C and Z registers are cleared after the completion of the next CAMAC cycle. The inhibit register will remain set until it is programmed off.

BLOCK TRANSFER MODE

The 8901A can be programmed to do a high speed block transfer of 8-, 16- or 24-bit words from CAMAC modules with read and increment capability. Following module addressing and the appropriate control byte, a Talk command will start the 8901A to read one, two, or three bytes of data and automatically initiate another CAMAC cycle. Approximately 2 μ sec later (a programmable 40 μ sec delay can be used for slow modules) new data is available to be read. CAMAC cycles will continue to be executed until a Q=0 (end of memory) condition causes the 8901A to stop executing CAMAC cycles and exit the transfer mode.

SERVICE REQUESTS

The 8901A will issue a Service Request when a LAM is set by a CAMAC module, or when a CAMAC cycle is executed and a Q=0 or X=0 response is detected.

SERIAL POLL

When the 8901A is polled, it sends up to five status bytes to the controller, terminating the Request after the controller reads the status byte. For a LAM-generated Service Request the LAM must be cleared or disabled before the poll is taken, or else another service request will immediately be issued.

FRONT PANEL LED'S

TALK:	Indicates when 8901A is a Talker.
LISTEN:	Indicates when 8901A is a Listener.
SRQ ENABLE:	Indicates when 8901A is enabled to carry out Service Requests.
X RESPONSE:	Indicates a valid command was accepted in the mainframe.
Q RESPONSE:	Indicates a valid data transfer or valid test within the mainframe.
LOOK-AT-ME:	Indicates when any CAMAC module sets "LAM" (a Service Request).
INHIBIT:	Indicates when CAMAC dataway is inhibited.

GPIB ADDRESS SWITCH

Sets the GPIB Address of the 8901A.

GENERAL

The 8901A resides in the two slots furthest right in a CAMAC mainframe and generates all CAMAC dataway signals in response to commands from a GPIB controller. A standard GPIB connector on the front panel permits easy interconnection to any GPIB system. This allows any GPIB controller to program settings, read from or write to any standard CAMAC module.

Packaging is in conformance with CAMAC standard, RF shielded #2 module.

Power Required is 1.2 A at +6 V

SPECIFICATIONS SUBJECT TO CHANGE

2. OPERATION

2.1 Introduction

For those unfamiliar with CAMAC, it is an international standard for modularized instrumentation as defined by the ESONE Committee and the IEEE (Standard #583). Its function is to provide a means by which a wide range of modular instruments can be powered in a multi-receptacle crate and interfaced to a controller. This controller may be interfaced to a computer. In this way, additions to a data acquisition and control system may be made by plugging in additional modules and making suitable software changes. The LeCroy Model 8901A CAMAC to GPIB (IEEE 488) interface allows the benefits of CAMAC system configuration to be incorporated with GPIB computer controllers. For additional information on the IEEE 583 CAMAC standard, See Appendix A.

The Model 8901A is a direct replacement for both the LeCroy Model 8901 and 8901/100 (Mod 100) and will work with LeCroy 6900 series CATALYST software. In addition to all of the 8901-8901/100 features, the "A" version includes the generation of the GPIB EOI signal at the end of valid data, a jumper to select the order in which data bytes are sent to the GPIB controller, and a "slow" block mode transfer for instruments that cannot be read out at full CAMAC speed.

The GPIB controller may send the 8901A two types of commands. The first type, setup commands, program the 8901A, while the second type, CAMAC commands, is used by the 8901A to program the operation of instruments in the mainframe.

2.2 Setup Commands

The setup commands are used to program the 8901A for the desired transfer mode, SRQ (service request) response and can generate the CAMAC clear, initialize, and inhibit signals. All of these commands are single bytes; that is, the 8901A must first be addressed to Listen, followed by the command byte.

2.2.1 Transfer Mode Commands

By sending the appropriate command (see Table 1), the 8901A can be programmed to return 8, 16, or 24-bit data words, whenever it executes a CAMAC cycle. In the case of multiple byte transfers, the least significant byte is sent first (if the byte jumpers are set to normal - see Section 2.4 for more details). A CAMAC cycle is executed every time the 8901A is addressed to Talk by the GPIB controller. If a "block mode" read command had been sent, the 8901A will automatically initiate another CAMAC cycle when the GPIB controller has finished reading the current data word. CAMAC cycles will continue to be executed until $Q = 0$ or the GPIB controller terminates the transfer. There are two block modes in the 8901A. The first one, "block read" is provided for modules which cannot read out at full CAMAC speed (1 MHz). In this mode, a 35 usec delay (plus

GPIB overhead) is added between each CAMAC cycle to slow down the transfer rate. The other mode, "high speed block read" runs as fast as the data is read out over the GPIB, up to 2 usec per cycle.

In normal mode, after the 1, 2, or 3 data bytes have been read, a status byte is sent containing the X response (least significant bit) and the Q response (bit 2) along with the GPIB EOI status line asserted to indicate that this is the end of the data to be transferred. When block mode transfers are terminated normally (data read until Q=0) two additional bytes are sent to the GPIB controller. The first one is the status byte followed by a zero byte and EOI.

Note that in block mode transfers, since the 8901A is initiating the CAMAC cycles, if the GPIB controller terminates the transfer before Q=0, one additional cycle will be executed and the data will be left in the 8901A's registers. To access this data it is necessary to send the CAMAC command F(0), A(0), and N(24) (see next section) and then read out the data word. At the end of the block transfer, the 8901A is set to the corresponding normal transfer mode.

	Normal Transfer	Block Read	High Speed Block Read
8-bit read	97 (61)	121 (79)	105 (69)
16-bit read	98 (62)	122 (7A)	106 (6A)
24-bit read	100 (64)	124 (7C)	108 (6C)

Table 1 - Transfer Mode Commands
Single byte commands - values specified in decimal
with hex value given in ()

2.2.2 Service Request Response Commands

A service request (SRQ) is a mechanism by which a GPIB compatible instrument can tell a computer that a particular condition exists, without the computer having to read a byte of information. There are three conditions occurring on the CAMAC bus which can cause the Model 8901A to issue a service request to the GPIB controller: When a LAM is set, and when Q and/or X indicate that invalid data/commands occurred during a transfer. Table 2 below lists the commands to send to the 8901A to set it up to generate a SRQ on the proper condition(s).

The GPIB controller must perform a serial poll of all devices after receiving a service request. When the 8901A is polled, it sends up to 5 bytes of information to the GPIB controller. The first byte is a status byte which contains the current state of X and Q in bits 1 (LSB) and 2 respectively and bit 7 indicating whether or not the currently addressed 8901A was the device which requested service. If

bit 7 is equal to one, the 8901A generated the request. The next four bytes indicate the state of the LAM lines. They are encoded as follows:

LAM for slots 1 through 6 are in byte 2 (LAM 1 is LSB)
 LAM for slots 7 through 12 are in byte 3
 LAM for slots 13 through 18 are in byte 4
 LAM for slots 19 through 23 are in byte 5

A service request by the 8901A will be cleared after the controller reads the status byte. However, if the request was caused by a LAM, a service request will immediately be issued again unless SRQ on LAM is disabled in the 8901A or the LAM is cleared in the instrument(s) asserting it. It is important to note that the 8901A cannot execute any CAMAC commands while any service request is pending.

Disable all SRQ's	64	(40)
Enable SRQ on occurrence of LAM	65	(41)
Enable SRQ on occurrence of Q=0	66	(42)
Enable SRQ on occurrence of X=0	68	(44)
Enable SRQ on occurrence of LAM or Q=0	67	(43)
Enable SRQ on occurrence of LAM or X=0	69	(45)
Enable SRQ on occurrence of Q=0 or X=0	70	(46)
Enable SRQ on occurrence of LAM, Q=0, or X=0	71	(47)

Table 2 - Service Request Response Commands
 NOTE: All of these commands deassert inhibit

Single byte commands - values specified in decimal
 with hex value given in ()

2.3 Programming CAMAC Instruments

2.3.1. Commands Common to All Instruments

The 8901A can be programmed to generate clear (C), initialize (Z), or inhibit (I) signals on the Dataway when a CAMAC cycle is executed. As described earlier, these commands operate on all instruments in the mainframe without any further addressing. The clear and initialize signals will be turned on only during the first CAMAC cycle executed after the 8901A received that command. The inhibit line will remain asserted until the 8901A is programmed to deassert it. Caution - changing the inhibit line will affect the state of the service request response programming. Table 3 lists the 8901A commands to perform these functions.

Send initialize (Z)	33	(21)
Send clear (C)	34	(22)
Send clear and initialize	35	(23)
Assert inhibit (I)	72	(48)

Deassert inhibit (also disables SRQ's) 64 (40)

Table 3 - CAMAC Commands
(single byte commands - values specified in decimal)

2.3.2 Commands to an Individual Instrument

To send a CAMAC command to a particular instrument the GPIB controller must address the 8901A to Listen and load it with the desired command information. If the first byte received by the interface after entering Listen mode is a valid CAMAC function (F) code, (0 to 31) the 8901A assumes that it is being sent a command sequence. The second byte expected is the CAMAC subaddress (A) code. This is followed by the CAMAC station number (N) code and up to three bytes of data (least significant byte first). Once the command is sent to the 8901A the information will be retained until modified or the power is turned off. The GPIB system computer may terminate the command loading procedure after any number of bytes have been sent. In other words, if the only difference between the last CAMAC command and the next one to be sent is the F code, it is not necessary to send a new A, N, etc.

After loading the 8901A with the desired command, a CAMAC cycle must be executed (by addressing the 8901A to Talk) to send the command to the particular instrument (see Transfer Mode Commands for more details).

2.4 Hardware Configuration

GPIB Address

Each device connected to the GPIB must have a unique address which the system controller uses to communicate with it. The address of the Model 8901A is set by a DIP switch located under the GPIB connector on the front panel. The switches are labeled A0,A1,A2,A3,A4 (representing values of 1,2,4,8,16 respectively). Valid GPIB address are 0 to 31. Figure 6.1 shows an example address setting.

address 5:

GPIB ADDRESS						
	X		X	X	X	0
	X		X			1
A0	A1	A2	A3	A4	-	

where X indicates switch depressed

Figure 6.1 GPIB Address Switch Settings

Byte Order Jumpers

On the side panel of the Model 8901A are two pair of jumpers labeled "NORMAL" and "REVERSE". These jumpers determine the order in which the data bytes are read out. When the jumpers are set to normal, the least significant byte of data is read out first in multibyte transfers. When in the reverse byte position, a 16-bit word is read out, most significant byte first, followed by the least significant byte. If 24-bit transfer is selected, the order is middle byte, least significant byte and then most significant byte. It is recommended that the reverse byte option only be used when the computer expects the MSB before the LSB in a 16-bit word. Caution - this jumper only controls the byte order for reading out of the 8901A. It does not effect the "write" data.

2.5 Programming Example

The following example illustrates the use of most of the 8901A commands. The procedure uses a typical sequence of commands to control a LeCroy Model TR8837F Transient Recorder, as shown below. For purposes of this example, assume that the Model 8901A is at GPIB address 1 and the Model TR8837F is in slot 3.

initialize the instruments upon power on

enable LAM

initiate sampling

wait for trigger

enable TR8837 for reading

read data out in high speed mode

read acquisition parameters

The implementation of this sequence (from the GPIB system controller) is given below. The following notation is used:

OUT x,y,...

indicates a transfer from the GPIB controller to the 8901A. It includes addressing the 8901A to Listen, sending the data byte(s) to it, and then sending the GPIB Unlisten command.

IN b1,...bn,r

indicates a n+1 byte transfer from the 8901A to the GPIB controller (b1 ... bn are data bytes, r is the CAMAC response byte with bits X and Q). It includes addressing

the appropriate 8901A to Talk, reading the data byte(s) into the computer, and then sending the GPIB Untalk.

TALK

indicates sending out the GPIB Talk address to the specific 8901A. This is used to execute a CAMAC cycle when no data is to be returned. The "IN" command may be substituted if desired (e.g., to allow monitoring the CAMAC response bits X and Q).

GPIB bus transfers
(bytes in decimal)

INITIALIZE THE INSTRUMENTS

Initialize the crate by sending CAMAC Z OUT 33
Execute CAMAC cycle by addressing 8901A to Talk TALK
Program instrument's parameters by sending F(16),
A(0), N(3), d1, d2 (d1, d2 are the parameter
settings - see TR8837F manual for details) OUT 16,0,3,d1,d2

Program 8901A to return 8 bits of data and the
CAMAC response byte OUT 97

Execute CAMAC cycle and get CAMAC response IN b1, r

ENABLE LAM

Program 8901A to set SRQ on LAM OUT 65
Enable TR8837F to generate LAM by sending
F(26) (note that since the A and N have not
changed it is not necessary to resend them) OUT 26

Execute CAMAC cycle by addressing 8901A to Talk TALK

INITIATE SAMPLING

Initiate sampling in the TR8837F with a F(9), OUT 9,0,3
A(0),N(3)

Execute CAMAC cycle by addressing 8901A to Talk TALK

WAIT FOR TRIGGER

At this point, the TR8837F is waiting for a trigger (either external or from an F(25) sent to it). After the trigger occurs and the module is finished acquiring data, it will generate a service request.

Perform a serial poll to determine which instrument set LAM (assuming there is more than one).

Disable the 8901A from generating another SRQ OUT 64

Send the GPIB serial poll enable command SPE

Read in the 5 status bytes IN r,L1,L2,L3,L4

Send the GPIB serial poll disable command SPD

ENABLE TR8837F FOR READING

Clear LAM in TR8837F with F(10),A(0),N(3)	OUT 10,0,3
Execute CAMAC cycle by addressing 8901A to Talk	TALK 1
Enable read mode in the TR8837F with an F(17), A(0),N(3)	OUT 17,0,3
Execute CAMAC cycle by addressing 8901A to Talk	TALK
READ DATA	
Set 8901A up for a high speed block read of 8-bit data words	OUT 105
Send F(2) to TR8837F - command to read data	OUT 2,0,3
Execute a CAMAC cycle and read all of the data out (at end of data, module sets Q to 0, the 8901A then sends the response byte followed by a 0 with the GPIB EOI bit set	IN b1,...,bn,r,0
READ ACQUISITION PARAMETERS	
Program the 8901A for a 16-bit data word	OUT 98
Tell the TR8837F to send its parameters (F(0),A(0),N(0))	OUT 0,0,3
Execute CAMAC cycle and get 2 bytes containing its acquisition parameters and the CAMAC response byte	IN b1,b2,r

3. THEORY OF OPERATION

3.1 General

The Model 8901A is a GPIB to CAMAC interface which is composed of two circuit boards. The first board plugs into the control (rightmost) slot of the CAMAC mainframe and interfaces to the CAMAC station number (N) lines and LAM lines. This board also contains the GPIB interface circuitry. The second board provides the interface to the CAMAC Dataway. It has registers to store the CAMAC commands sent by the GPIB controller and drive the function (F), address (A), and write data (W) lines of the Dataway during a CAMAC cycle. It also has the circuit to generate the CAMAC cycle timing and latch the read data (R) lines.

The 8901A circuitry can be broken down into logical subsections as shown in the attached block diagram. The operation of each of these subsections is discussed below. Schematics are also included.

3.2 GPIB Command Decoder

At the heart of the 8901A is the GPIB command decoder. When a command is put on the GPIB bus it must be interpreted by the 8901A and a decision must be made as to how (if at all) to respond to it. The 8901A will respond to any of the following GPIB commands: interface clear (IFC), serial poll enable (SPE), serial poll disable (SPD), my Talk address (MTA), my Listen address (MLA), Unlisten (UNL), and Untalk (UNT).

The 8901A has four basic states: Idle, Talk mode, Listen mode, Serial poll mode. These states are entered and exited as a result of one of the above GPIB commands. The following table lists each of the commands and describes its effect on the 8901A's state.

- IFC - Resets all registers in the 8901A and places it in the Idle state regardless of its current state
- SPE - Causes the 8901A to enter Serial Poll mode
- SPD - If the 8901A is in Serial Poll mode, this command returns it to the Idle state. It also clears a pending service request (SRQ)
- MTA - If in Serial Poll mode, the 8901A will output its SRQ status upon receiving its Talk address. If not in Serial Poll mode, receipt of MTA will cause a CAMAC cycle to be executed and Talk mode to be entered.
- UNT - Takes the 8901A out of Talk mode if it is active MLA - Causes the 8901A to enter Listen mode so that it may accept CAMAC or setup commands.
- UNL - Places the 8901A into the Idle state if currently in Listen mode.

3.3 Acceptor Handshake

The GPIB protocol provides a handshake for all data transfers. When a GPIB command is sent or the 8901A is in Listen mode, the 8901A must indicate that it is ready to receive a transfer by asserting the RFD line. The GPIB controller must then assert DAV when valid data is on the bus. The 8901A can then read in the data. It then asserts the DAC line to say the transfer is complete.

3.4 Listen Mode

Bits 6 and 7 of the first byte the 8901A receives from the GPIB Talker after entering Listen mode is used to determine whether the byte is a command for the 8901A itself, a "global" CAMAC command or a CAMAC command for a specific module. Bits 1-5 are then latched in the appropriate registers. If it's a CAMAC F command for a particular instrument, a sequencer is used to latch additional bytes in the following order: A, N, W1-8, W9-16, W10-24.

3.5 Global CAMAC Commands

There are three global CAMAC commands: C, Z, and I. For each of these commands there is a corresponding line on the CAMAC Dataway which is driven by the 8901A whenever a CAMAC cycle is executed. The command is asserted if its latched value is a 1. At the end of the CAMAC cycle the C and Z latch is reset to zero.

3.6 F, A, N CAMAC Commands

As described above, the values for F, A, N, and the Write data are latched when the information is sent from the GPIB controller. When a CAMAC cycle is executed, all of these lines are driven for the entire length of the cycle (while Busy is asserted). The latched values will not change until they are overwritten by a new command from the GPIB controller.

3.7 8901A Commands

The commands for the 8901A determine how many bytes are to be read back, whether a new CAMAC cycle should be executed when data is read out (block mode), and what conditions (if any) should cause SRQ to be asserted by the 8901A. The latches for this information are cleared if an IFC is sent. The block transfer enable flip flop also is cleared when a Q = 0 is read in.

3.8 Serial Poll Mode

Serial poll is used by the GPIB controller to determine which device asserted SRQ. Upon decoding the serial poll enable command, the SPAS flip flop is set true, putting the 8901A in serial poll mode. When the controller then addresses the 8901A to Talk, the serial poll status bytes are sent instead of data and CAMAC cycles are inhibited.

Bit 7 of the status bytes indicates the state of the SRQ line while bits 1-6 are used for data. The first byte contains X and Q, while the next 4 bytes contain the LAM status (six slots/byte) starting with slot 1. The SRQ is cleared when all of the status is read out or when the 8901A receives a serial poll disable command.

3.9 Talk Mode

When the 8901A is addressed to Talk (and serial poll mode is not active) two things occur. First, the 8901A enters the Talker active state. This causes the direction of the GPIB buffers to be reversed, since the 8901A must now drive the GPIB bus and it must disable the acceptor handshake circuit and enable the source handshake circuit. Secondly, the 8901A starts the execution of a CAMAC cycle. Upon completion of the cycle the appropriate number of data bytes are sent to the GPIB Listener followed by the X and Q response byte which is sent with the EOI signal asserted.

3.10 Source Handshake

Since the 8901A is in Talk mode, the GPIB handshaking protocol reverses. That is, the 8901A is now the one to indicate when data is valid. Three conditions must be met before it can assert DAV. First, it must be in Talk mode and ATN must be set false by the GPIB controller. Also it must wait for the GPIB controller (or Listener) to assert RFD. The last condition is that the CAMAC data must be latched into the 8901A during the CAMAC cycle. When all of these conditions have been met, the 8901A waits an additional 200 nsecs before asserting DAV to allow time for the data to become stable on the GPIB bus. When the listening device asserts DAC, DAV is cleared and a sequencer is clocked to output the next byte. This byte may be another data byte, or a status byte. If in block mode the status byte is suppressed, and a new CAMAC cycle is initiated instead.

3.11 CAMAC Cycle Timing

The CAMAC cycle starts when the 8901A is addressed to Talk or, if it is in block mode transfer, when the last data byte is read out. The 8901A asserts the Busy line and enables the F,A,N,W,C,Z and I drivers. Approximately 500 nsecs later, S1 is asserted for 250 nsecs. At the end of S1, all 24 bits of the CAMAC data lines, X, and Q are latched in the 8901A. S2 is asserted 125 nsecs later for 250 nsecs. The cycle is terminated 125 nsecs after S2 goes away, Busy is cleared and all drivers are disabled.

3.12 Read Data

The sequencer described above determines which data byte is to read out. The order of the first two bytes may be reversed by side-panel jumpers. The data is latched in the 8901A on every CAMAC cycle and generally read out immediately after the cycle completes. However, a special command (F(0), A(0), N(24)) is provided to allow readout of the latched data (the CAMAC cycle is inhibited) at a later time.

3.13 X and Q Response

The X and Q responses are latched in the 8901A during the CAMAC cycle and read out in the response byte. They are also used in the generation of SRQ's and termination of block mode transfers.

3.14 LAM Lines

The LAM lines are used by the SRQ generation circuit and can be read by the GPIB controller when it's conducting a serial poll.

3.15 SRQ Generation

A service request (SRQ) may be generated (depending on how the 8901A is programmed) on any of the following conditions: a LAM is set by one of the CAMAC instruments, or a $X = 0$ or $Q = 0$ response is detected during the execution of a CAMAC cycle. When a service request is pending, CAMAC cycles are inhibited until a serial poll is performed and the SRQ cleared. However, if the SRQ was caused by a LAM, unless the LAM is cleared or the 8901A is disabled to generate SRQ's on LAM before the serial poll is taken, another SRQ will be issued immediately.

APPENDIX A

DESCRIPTION OF CAMAC

CAMAC modules may be plugged into a CAMAC mainframe (called Crate in the CAMAC standard) which has up to 25 Stations numbered 1 through 25. A station is a slot which accepts a CAMAC module. Some modules occupy several stations. The rightmost two stations are reserved for a Crate Interface or Controller whereas the remainder are Normal Stations used for instrumentation modules. The purpose of the crate controller is to issue CAMAC Commands to the modules and transfer information between a computer and the CAMAC modules. It is the interface between the CAMAC Dataway and a computer.

All CAMAC operations take place over the CAMAC Dataway. The Dataway is a parallel bus used to transfer all (of the) data, the function coding information, and all status information. In a typical Dataway operation, the crate controller issues a CAMAC Command which includes specifying a station number (N), a subaddress (A), and function code (F). In response, the module will generate a valid command accepted (X response) and act on the command. If this command requires data transfer, the read (R) or write (W) lines will be used. Note that the terms Read and Write apply to the crate controller, not the module. For example, under a read command, the crate controller reads data contained within a module.

Whenever there is no Dataway operation in progress (indicated by the absence of the Busy signal) any module may generate a signal on its individual Look-at-Me line to indicate that it requires attention. Three common control signals are available without address by a command at all stations, in order to initialize all units, to clear data registers, and to inhibit features such as data-taking.

Definition of CAMAC Commands

The CAMAC command consists of signals on the Dataway lines which specify at least one module (by individual station number lines), a subsection of the module or modules (by the four subaddress bus lines), and the function to be performed (by the five function bus lines). The command signals are maintained for the full duration of the operation on the Dataway.

Station Number (N): Each normal station is addressed by a signal on an individual station number line (N) which comes from a separate pin at the control station.

Subaddress Codes (A8, A4, A2, A1) Different sections of a module are addressed by signals on four A bus lines. These signals are decoded in the module to select one of up to 16 subaddresses, numbered in decimal from A(0) to A(15).

Function Codes (F16, F8, F4, F2, F1): The function to be performed at the specified subaddress in the selected module or modules is defined by the signals on the five F bus lines. These signals are decoded in the module to select one of up to 32 functions, numbered in decimal from F(0) to F(31). To see what functions a particular LeCroy instrument reacts to, see its manual.

CAMAC Data

A common parallel highway is used for all data transfers. All information carried by the parallel highway is conveniently described as data, although it may be information concerned with status or control features in modules. Up to 24 bits may be transferred in parallel between the controller and the selected module. Independent lines (Read and Write) are provided for the two directions of transfer.

The Write Lines (W1-W24): The crate controller generates data signals on the 24 parallel W bus lines at the beginning of any Write operation.

The Read Lines (R1-R24): Data signals are set up on the 24 parallel R bus lines by the instrumentation module as soon as a Read command is recognized. The Model 8901A strobes data from the R bus lines into its own internal registers, whereafter the data is appropriately formatted for GPIB compatible transfers.

CAMAC Status Information

CAMAC status information is conveyed by signals on the Look-at-Me (LAM), Busy (B), Response (Q) and Command Accepted (X) lines. This status information is similar to the GPIB service request.

Look-at-Me (LAM): This, like the N line, is an individual connection from each station to a separate pin at the control station. When there is no Dataway operation in progress (no B present) any plug-in

unit may generate a signal on its L line to indicate that it requires attention, such as is the case when a transient recorder has finished a conversion sequence. A Look-at-Me request can be reset by Clear Look-at-Me, Initialize, or by the performance of the specific action which generated the request.

Q Response (Q): The Q busline is used during a Dataway operation to transmit a signal indicating the status of a selected feature of the module, such as whether or not data being read is valid.

Command Accepted (X): Wherever a module is addressed during a command operation it must generate an X=1 on the Command Accepted busline if it recognizes the command as one that it is equipped to perform.

Common Controls and Signals

The following common control signals operate on all modules within the crate, without requiring address by a command.

Initialize (Z): The initialize signal has absolute priority over all other signals or controls. It sets all units to a basic state by resetting all registers, and by resetting all LAM signals and disabling them where possible. The technical data sheet indicates what effect the initialize command has for a particular LeCroy instrument.

Inhibit (I): The presence of this signal can be used by a module to inhibit any activity (for example, data-taking).

Clear (C): The common clear signal resets all registers or bistables connected to it.

APPLICATION NOTE

LeCroy

PROGRAMMING LeCROY GPIB MODULAR DIGITIZERS WITH A HEWLETT PACKARD 9836 DESKTOP COMPUTER

LeCroy modular waveform recorders allow high speed digitizing with sampling rates from KS/s to 200 MS/s, and long memory in a high density, flexible configuration. The modules are placed in either a benchtop or rackmount instrument mainframe, LeCroy Models 8013A and 1434A, respectively. The mainframes provide power and data communications to the digitizers and receive commands from the control module, Model 8901A, which rests in the most right slots of the mainframe. The 8901A GPIB module interprets instrument commands from the computer to all modules in the mainframe. Each GPIB bus instrument has a unique address for receiving/writing information. On the 8901A, the device address is set by a dip switch on the front panel of the module. Up to 23 independent programmable modules with assorted digitizing speeds and memory combinations may be configured in one Model 1434A mainframe, providing a high density multichannel GPIB acquisition device. Alternatively, a LeCroy mainframe/digitizer with Model 8901A can be integrated with other GPIB devices as a complex test and measurement system.

Programming of LeCroy Modules:

Modular recording products from LeCroy are programmed using three byte sequences sent from the computer to the 8901A and are defined below:

N: Station Number - Defines the slot where the digitizing module is inserted. On the Model 8013A, N can range from 1 to 11; on the 1434A N ranges from 1 to 23.

F: Function Command - Gives primary action to be performed by module.

A: Sub-Address - Provides sub-commands to address different sections of module (e.g., channel number).

The following are working examples of programming the LeCroy Model TR8828C 200 MS/s or TR8818 100 MS/s modular recorders using the Model 8901A and the HP9836 desktop computer. HP BASIC Version 3.0 was used for writing the code. Additional and complete function commands for the digitizers and 8901A interface are contained in the respective manuals.

Highlights of 8901A and Digitizer Programming:

The 8901A was set to a device address of 1 and called from the HP code as device 701, as shown below:

OUTPUT 701 USING "#, B"; 17, 0, 8

The "#, B" sets the format of data as BINARY. In this example, the F=17 command A=O, N=slot 8 sets the data pointer back to the beginning of memory prior to reading out memory.

Sending a command to a digitizer is done in the CAMO subroutine, lines 10000 to 10091. Note that upon programming a module, a talk byte (line 10080) is sent to the 8901A to initiate a cycle in the instrument mainframe. Function code, sub-address, slot and bytes are predefined for setup, arming, triggering, and reading setting memory pointer to beginning. Upon entering the CAMO subroutine the bytes are sent over the GPIB. Figure 1 illustrates the sequence of operations used to program a recorder. Upon filling memory, a LAM (Look At Me) flag is initiated to the 8901A for the digitizer slot. A service request (SRQ) is sent to the HP9836. A Serial Poll Service Subroutine (lines 10100 to 10190) is initiated to handle the SRQ, read 5 Status Bytes from the 8901A, and clear the LAM.

Data transfer is programmed in lines 10400 to 10419. Note that since the TR8818 and TR8828C send out 2 bytes in the mainframe, lines 10420 to 10449 are used to restore data and convert data to integers, that can be plotted on the computer screen.

In addition to programming modules using F-A-N commands in the CAMO section, decimal bytes are used to program the 8901A module for the form of data to send over the bus. For example, line 10413 programs the 8901A module for high speed block reads of data by transmitting byte 106. When in block read mode a single Function Command of 2 sent to the digitizer initiates a data read from the recorder until memory has been depleted.

The same output subroutine used for digitizers is used to program other LeCroy modules, such as a signal conditioner, clock generator module, or gate and delay generator. The set of function commands defined for each module are inserted to obtain the desired state of operation.

A detailed listing of the above program follows along with comments explaining each subroutine and statement.

SAMPLE PROGRAM LOOP




FIGURE 1

TR8N Lost:

```
11
14 *****
15 THIS PROGRAM READS OUT A TR8828 USING AN 8K "TRANSFER"
16 IN HIGH SPEED BLOCK READ MODE 16 BIT TRANSFERS
17 ***** EACH POINT IS READ INTO A STRING VARIABLE *****
18 ***** THEN CONVERTED TO AN INTEGER *****
19 *****
30
31 ON KBD GOSUB Gmid
32 Flag=1 !GRID ON OFF FLAG
34 ASSIGN @Gpid TO 701
35
40 PRINT CHR$(12) ! CLEAR SCREEN
41 GCLEAR
43 CLEAR 7 !CLEAR GPIB
44 CLEAR 701
50
60 PRINT " Sampling Period"
70 PRINT "-----"
80 PRINT " 1 = 5ns 5 = 80ns"
90 PRINT " 2 = 10ns 6 = 160ns"
100 PRINT " 3 = 20ns 7 = 320ns"
110 PRINT " 4 = 40ns 8 = EXT CLK"
120
130 PRINT
140 PRINT
150 INTEGER Pretris !DECLARE INTEGER
160 INTEGER N,F,A,Dat1,Dat2,nask
161 A=0
170
180 INPUT "ENTER SLOT NUMBER",N !GET SLOT NUMBER
190 INPUT " ENTER SAMPLING PERIOD : ",Clk !GET SAMPLE CLOCK
200 IF Clk<1 THEN 170
210 IF Clk>8 THEN 170
220 PRINT
230 INPUT " ENTER n/8 PRE-TIGGER SAMPLES : ",Pretris
240 IF Pretris<0 THEN 230
250 IF Pretris>8 THEN 230
251 INPUT "A(uto) or E(ternal) STOP TRIGGER ? :",Mode$
253
254 OUTPUT 701 USING "#,B";33 !SEND Z TO INITIALIZE CRATE
255
256 Clk=Clk-1
258 Dat1=Pretris*(Clk*16)
259 Dat2=0 !SET UP CONTROL WORD (FIXED 16K MEMORY SIZE)
261 F=16
264 GOSUB Camo !WRITE OUT CONTROL WORD
265
266 Start:
267
268
269
270 F=10
271 GOSUB Camo !CLEAR LAM
272 F=24
273 GOSUB Camo !DISABLE LAM
274
275
277 F=19
278 Dat1=128
279 GOSUB Camo !WRITE OUT ZERO INPUT OFFSET
280
283 F=26 !ENABLE LAM
286 GOSUB Camo
```

```

287
288 F=9                                !START DIGITIZER
290 GOSUB Camo
292 !
293 !
294 IF Mode$="A" THEN Tris              !IF "A" THEN ISSUE STOP TRIGGER
295 GOTO 301
296 Tris:                               !
297 F=25
298 GOSUB Camo                          !SEND COMPUTER STOP TRIGGER
299 !
301 OUTPUT 701 USING "%B":65           !ENABLE SRQ
302 !
303 ON INTR 7 GOTO Getdata !Serpoll      !ENABLE INTERRUPT
304 ENABLE INTR 7:2
305 GOTO 305                            !SIT AND WAIT FOR INTERRUPT
306 !
307 Getdata:                            !
308 GOSUB Serpoll                       !GO TO SERIAL POLL SUBROUTINE
309 GOSUB Trans8k                       !GO READ DATA WITH A "TRANSFER"
310 GOTO Plot8k                         ! GO PLOT DATA
401 !+++++
1000 !*****
10010 !
10020 !          SUBROUTINES ( CAMO ), ( SERPOL )
10030 !
10031 !          CAMAC OUTPUT SUBROUTINE --- SERIAL POLL SERVICE SUBROUTINE
10040 !*****
10050 !
10060 Camo: ! SUBROUTINE CAMO
10070 OUTPUT 701 USING "%B":F,A,N,Dat1,Dat2
10080 SEND 7:TALK 1                     !TELL 8901 TO TALK
10090 RETURN
10091 !*****
10100 !
10101 !
10110 !
10120 Serpoll: ! SERIAL POLL ROUTINE RETURNS STATUS OF CRATE
10130 ! at this point SRQ WILL HAVE BEEN ASSERTED
10140 !
10141 DISABLE INTR 7                     !DISABLE INTERRUPTS
10143 INTEGER Stat1,Stat2,Stat3,Stat4,Stat5
10150 OUTPUT 701 USING "%B":64         !DISABLE ANY FURTHER SRQ'S
10160 SEND 7:UNL MLA TALK 1 CMD 24     !CONFIGURE BUS AND SEND SPE
10170 ENTER 7 USING "%B":Stat1,Stat2,Stat3,Stat4,Stat5 ! GET STATUS
10180 SEND 7:CMD 25 UNT                !SEND SPD AND UNTALK
10190 RETURN
10191 !
10192 !
10194 !*****
10204 !
10390 !+++++
10400 Trans8k: !THIS SUBROUTINE WILL ACQUIRE 8K OF DATA USING A "TRANSFER"
STATEMENT IN HIGH SPEED BLOCK TRANSFER MODE 16 BIT READS
10401 !+++++
10402 !
10403 !
10405 INTEGER Buf(8192) BUFFER
10406 DIM Tempbuf$(8192) BUFFER !READ DATA 8 BITS AT A TIME INTO STRING VARIABLE
10407 !
10408 ASSIGN @Buf TO BUFFER Tempbuf$:FORMAT OFF ! DEFINE AN 8K BUFFER
10409 !
10410 F=17
10411 GOSUB Camo                        !RESET READ POINTER
10412 !
10413 OUTPUT 701 USING "%B":106         !SET UP FOR HIGH SPEED BLOCK READ

```

```

10414 OUTPUT 701 USING '#,B',2,0,N          !SEND OUT FIRST F2 COMMAND
10415 !
10416 TRANSFER @Gp16 TO @Buff;END;WAIT      ! TRANSFER 8K OF DATA
10417 !
10418 ASSIGN @Buff TO *
10419 !
10420 !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
10421 !      RESTORE DATA TO 8 BIT BYTES AND PUT IN Datbuf IN CORRECT ORDER
10422 !
10423 !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
10424 !
10427 FOR Fix=1 TO 8192
10430 Datbuf(Fix)=NUM(Tempbuf$(Fix))          !CONVERT STRING ELEMENTS TO INTEGER
10436 NEXT Fix
10439 !
10440 !
10441 !      SCALE DATA FOR PLOT
10442 !      -----
10444 !
10445 FOR D=1 TO 8192
10446 Datbuf(D)=Datbuf(D)*2-256
10447 NEXT D
10448 !
10449 RETURN
10450 !
10451 !
10452 !
10453 Gp16:          ! TURN GRID ON AND OFF
10454 Keys$=KBD$
10455 IF Keys$<>"G" THEN RETURN
10456 Gron=Gron EXOR Flas
10457 RETURN
10458 !
10459 !
30130 !*****
30140 !      PLOT 8K OF DATA
30150 !*****
30160 !
30161 !
30170 Flow8K:          ! SUBROUTINE PLOT 8K
30171 GCLEAR
30173 PRINT CHR$(12)          !CLEAR SCREEN
30180 GINIT
30190 GRAPHICS ON
30200 CSIZE 4
30210 MOVE 0,65
30220 Label$="AMPLITUDE"
30230 FOR L=1 TO 9
30240 LABEL Label$(L,L)
30250 NEXT L
30260 !
30270 MOVE 43,0
30280 LABEL "NUMBER OF SAMPLES"          !LABEL X AXES
30290 !
30300 VIEWPORT 15,125,15,90
30310 WINDOW 0,8192,-256,256
30320 AXES 1024,64,0,-255
30321 AXES 1024,64,8192,255
30322 !
30323 IF Gron=0 THEN 30327          !CHECK GRID ON OFF FLAG IF ZERO TURN OFF
30324 !
30326 GRID 1024,64,0,-255
30327 CLIP OFF
30328 CSIZE 4
30329 LORG 8
30330 FOR Ylab=-256 TO 256 STEP 64

```

```
30331 MOVE -1,Y120
30332 LABEL USING "#.K"Y120
30333 NEXT Y120
30334 X120=1024
30335 !
30336 FOR Xax=1350 TO 8518 STEP 1024
30337 MOVE Xax,-280
30338 LABEL USING "#.K"X120
30339 X120=X120+1024
30340 NEXT Xax
30342 !
30343 IF Datout(1)=0 THEN Bufpoint=16
30344 IF Datout(1)>0 THEN Bufpoint=17
30345 !
30347 FOR P=Bufpoint TO 8176
30350 PLOT P,Datout(P),1
30360 NEXT P
30361 SEND 7HUNT
30363 CLEAR 7
30368 GOTO Start
30370 END
```

! LABEL Y AXIS


! SET UP BUFFER POINTER

! DUMP FIRST AND LAST 16 POINTS

www.manualsplus.com



1033909



40986